74SSTUB32868AZRHR

74SSTUB32868AZRHR
Mfr. #:
74SSTUB32868AZRHR
説明:
Registers 28-56B Registered Buffer
ライフサイクル:
メーカー新製品
データシート:
74SSTUB32868AZRHR データシート
配達:
DHL FedEx Ups TNT EMS
支払い:
T/T Paypal Visa MoneyGram Western Union
ECAD Model:
詳しくは:
74SSTUB32868AZRHR 詳しくは 74SSTUB32868AZRHR Product Details
製品属性
属性値
メーカー:
テキサスインスツルメンツ
製品カテゴリ:
レジスター
JBoss:
Y
ロジックタイプ:
CMOS
ロジックファミリ:
SSTU
回路数:
1
最大クロック周波数:
410 MHz
伝播遅延時間:
1 ns
高レベル出力電流:
- 8 mA
低レベル出力電流:
8 mA
供給電圧-最大:
1.9 V
供給電圧-最小:
1.7 V
最低動作温度:
- 40 C
最高作動温度:
+ 85 C
パッケージ/ケース:
nFBGA-176
包装:
リール
高さ:
1.5 mm
入力方式:
シングルエンド
長さ:
15 mm
シリーズ:
74SSTUB32868A
幅:
6 mm
ブランド:
テキサスインスツルメンツ
取り付けスタイル:
SMD / SMT
チャネル数:
28
入力行数:
28
出力ラインの数:
56
感湿性:
はい
動作供給電圧:
1.8 V
極性:
反転/非反転
製品タイプ:
レジスター
リセットタイプ:
非同期
ファクトリーパックの数量:
1000
サブカテゴリ:
ロジックIC
トリガータイプ:
ポジティブエッジ/ネガティブエッジ
単位重量:
0.010935 oz
Tags
74SSTUB32868, 74SSTUB3, 74SSTUB, 74SSTU, 74SS, 74S
Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1: Vacuum Packaging with PL
Step1:
Vacuum Packaging with PL
Step2: Anti-Static Bag
Step2:
Anti-Static Bag
Step3: Packaging Boxes
Step3:
Packaging Boxes
***as Instruments
28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA -40 to 85
***ical
Registered Buffer Single-Element 28-CH CMOS 176-Pin NFBGA T/R
***ark
Logic - Clock Generator IC; No. of Outputs:56; Supply Voltage Min:1.7V; Supply Voltage Max:1.9V; Package/Case:176-BGA; No. of Pins:176; Operating Temperature Range:-40°C to +85°C; Leaded Process Compatible:Yes ;RoHS Compliant: Yes
***AS INSTRU
This 28-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. One device per DIMM is required to drive up to 18 stacked SDRAM loads or two devices per DIMM are required to drive up to 36 stacked SDRAM loads.
***XS
All inputs are SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads, and meet SSTL_18 specifications, except the open-drain error (QERR) output.
***AS
The 74SSTUB32868A operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.
***AS INSTRUMENT
The 74SSTUB32868A accepts a parity bit from the memory controller on the parity bit (PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs (D1-D5, D7, D9-D12, D17-D28 when C = 0; or D1-D12, D17-D20, D22, D24-D28 when C = 1) and indicates whether a parity error has occurred on the open-drain QERR pin (active low). The convention is even parity; that is, valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit. To calculate parity, all DIMM-independent D-inputs must be tied to a known logic state.
***AS INSTRUMENT
The 74SSTUB32868A includes a parity checking function. Parity, which arrives one cycle after the data input to which it applies, is checked on the PAR_IN input of the device. Two clock cycles after the data are registered, the corresponding QERR signal is generated.
***AS INTRUMENTS
If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or until RESET is driven low. If two or more consecutive parity errors occur, the QERR output is driven low and latched low for a clock duration equal to the parity error duration or until RESET is driven low. If a parity error occurs on the clock cycle before the device enters the low-power mode (LPM) and the QERR output is driven low, it stays latched low for the LPM duration plus two clock cycles or until RESET is driven low. The DIMM-dependent signals (DCKE0, DCKE1, DODT0, DODT1, DCS0 and DCS1) are not included in the parity check computation.
***as Instruments (TI)
The C input controls the pinout configuration from register-A configuration (when low) to register-B configuration (when high). The C input should not be switched during normal operation. It should be hard-wired to a valid low or high level to configure the register in the desired mode.
***NS
In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is cleared and the data outputs is driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register becomes active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the 74SSTUB32868A must ensure that the outputs remain low, thus ensuring no glitches on the output.
***INS
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.
***NS
The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low except QERR. The LVCMOS RESET and C inputs always must be held at a valid logic high or low level.
***INS
The device also supports low-power active operation by monitoring both system chip select (DCS0 and DCS1) and CSGEN inputs and will gate the Qn outputs from changing states when CSGEN, DCS0, and DCS1 inputs are high. If CSGEN, DCS0 or DCS1 input is low, the Qn outputs function normally. Also, if both DCS0 and DCS1 inputs are high, the device will gate the QERR output from changing states. If either DCS0 or DCS1 is low, the QERR output functions normally. The RESET input has priority over the DCS0 and DCS1 control and when driven low forces the Qn outputs low, and the QERR output high. If the chip-select control functionality is not desired, then the CSGEN input can be hard-wired to ground, in which case, the setup-time requirement for DCS0 and DCS1 would be the same as for the other D data inputs. To control the low-power mode with DCS0 and DCS1 only, then the CSGEN input should be pulled up to VCC through a pullup resistor.
***OMO Electronic
The two VREF pins (A5 and AB5) are connected together internally by approximately 150 . However, it is necessary to connect only one of the two VREF pins to the external VREF power supply. An unused VREF pin should be terminated with a VREF coupling capacitor.
Logic Solutions
OMO Electronic Logic Solutions offers a full spectrum of logic functions and technologies from the mature to the advanced, including bipolar, BiCMOS, and CMOS. TI's process technologies offer the logic performance and features required for modern logic designs, while maintaining support for more traditional logic products.Learn More
モデル 説明 ストック 価格
74SSTUB32868AZRHR
DISTI # 296-22020-1-ND
IC REGSTR BUFFER 28-56BIT 176BGA
RoHS: Compliant
Min Qty: 1
Container: Cut Tape (CT)
356In Stock
  • 500:$11.4507
  • 100:$12.8721
  • 10:$15.2410
  • 1:$16.5800
74SSTUB32868AZRHR
DISTI # 296-22020-6-ND
IC REGSTR BUFFER 28-56BIT 176BGA
RoHS: Compliant
Min Qty: 1
Container: Digi-Reel®
356In Stock
  • 500:$11.4507
  • 100:$12.8721
  • 10:$15.2410
  • 1:$16.5800
74SSTUB32868AZRHR
DISTI # 296-22020-2-ND
IC REGSTR BUFFER 28-56BIT 176BGA
RoHS: Compliant
Min Qty: 1000
Container: Tape & Reel (TR)
Temporarily Out of Stock
  • 1000:$10.1971
74SSTUB32868AZRHR
DISTI # 74SSTUB32868AZRHR
Registered Buffer Single 28-CH CMOS 176-Pin NFBGA T/R - Tape and Reel (Alt: 74SSTUB32868AZRHR)
RoHS: Compliant
Min Qty: 1000
Container: Reel
Americas - 0
  • 1000:$11.0900
  • 2000:$10.4900
  • 4000:$10.1900
  • 6000:$9.7900
  • 10000:$9.5900
74SSTUB32868AZRHR
DISTI # 74SSTUB32868AZRHR
Registered Buffer Single 28-CH CMOS 176-Pin NFBGA T/R (Alt: 74SSTUB32868AZRHR)
RoHS: Compliant
Min Qty: 1000
Container: Tape and Reel
Europe - 0
  • 1000:€12.0900
  • 2000:€10.9900
  • 4000:€9.9900
  • 6000:€9.5900
  • 10000:€9.1900
74SSTUB32868AZRHR28-Bit to 56-Bit Registered Buffer with Address-Parity Test3000
  • 1000:$8.7100
  • 750:$8.7400
  • 500:$9.7400
  • 250:$10.5800
  • 100:$11.1200
  • 25:$12.7300
  • 10:$13.1900
  • 1:$14.1800
74SSTUB32868AZRHRD Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 28-Bit, True Output, PBGA176
RoHS: Compliant
16252
  • 1000:$10.0900
  • 500:$10.6200
  • 100:$11.0600
  • 25:$11.5300
  • 1:$12.4200
74SSTUB32868AZRHR
DISTI # 595-SSTUB32868AZRHR
Registers 28-56B Registered Buffer
RoHS: Compliant
0
  • 1:$16.1000
  • 10:$14.8000
  • 25:$14.0300
  • 100:$12.5000
  • 250:$11.8900
  • 500:$11.1200
  • 1000:$10.2000
画像 モデル 説明
74SSTUB32868AZRHR

Mfr.#: 74SSTUB32868AZRHR

OMO.#: OMO-74SSTUB32868AZRHR

Registers 28-56B Registered Buffer
74SSTUB32866AZKER

Mfr.#: 74SSTUB32866AZKER

OMO.#: OMO-74SSTUB32866AZKER

Registers 25B Config Registerd Buffer
74SSTUB32864AZKER

Mfr.#: 74SSTUB32864AZKER

OMO.#: OMO-74SSTUB32864AZKER

Registers 25-Bit Configurable Registered Buffer
74SSTUB32865AZJBR

Mfr.#: 74SSTUB32865AZJBR

OMO.#: OMO-74SSTUB32865AZJBR

Registers 28B-56B Reg Buffer
74SSTUB32866BBFG

Mfr.#: 74SSTUB32866BBFG

OMO.#: OMO-74SSTUB32866BBFG-1190

ブランドニューオリジナル
74SSTUB32868ZRHR BGA

Mfr.#: 74SSTUB32868ZRHR BGA

OMO.#: OMO-74SSTUB32868ZRHR-BGA-1190

ブランドニューオリジナル
74SSTUB32868AZRHR

Mfr.#: 74SSTUB32868AZRHR

OMO.#: OMO-74SSTUB32868AZRHR-TEXAS-INSTRUMENTS

Registers 28-56B Registered Buffe
74SSTUB32865ZJBR

Mfr.#: 74SSTUB32865ZJBR

OMO.#: OMO-74SSTUB32865ZJBR-TEXAS-INSTRUMENTS

Registers 28B-56B Reg Buffe
74SSTUB32868ZRHR

Mfr.#: 74SSTUB32868ZRHR

OMO.#: OMO-74SSTUB32868ZRHR-TEXAS-INSTRUMENTS

Registers 28B-56B Reg Buffe
74SSTUB32864AZKER

Mfr.#: 74SSTUB32864AZKER

OMO.#: OMO-74SSTUB32864AZKER-TEXAS-INSTRUMENTS

Registers 25-Bit Configurable Registered Buffe
可用性
ストック:
Available
注文中:
5000
数量を入力してください:
74SSTUB32868AZRHRの現在の価格は参考用です。最高の価格をご希望の場合は、お問い合わせまたは直接メールで営業チーム[email protected]までご連絡ください。
参考価格(USD)
単価
小計金額
1
$16.10
$16.10
10
$14.80
$148.00
25
$14.03
$350.75
100
$12.50
$1 250.00
250
$11.89
$2 972.50
500
$11.12
$5 560.00
2021年から半導体が不足しているため、2021年以前の通常価格以下の価格です。お問い合わせください。
皮切りに
最新の製品
  • CC2540 Bluetooth System-on-Chip
    OMO Electronic' CC2540 is a cost-effective, low-power, true system-on-chip (SoC) for Bluetooth® low energy applications.
  • LP5907 Linear Regulator
    LP5907 linear regulators have low quiescent current and lead its class in noise performance without the use for a noise bypass capacitor.
  • Compare 74SSTUB32868AZRHR
    74SSTUB32868AZRH vs 74SSTUB32868AZRHR vs 74SSTUB32868ZRHR
  • CC2630/40/50 SimpleLink Wireless MCUs
    The OMO Electronic' CC2630 / CC2640 / CC2650 family of cost-effective, ultra-low power, 2.4 GHz RF devices have very-low active RF and MCU current.
  • MSP-TS430RGZ48C Target Board
    MSP-TS430RGZ48C target boards feature unified FRAM memory, enhanced MSP430 DNA, and integrated analog and digital peripherals.
  • TPA3144D2 Class-D Audio Power Amplifier
    OMO Electronic' TPA3144D2 is an efficient, Class-D audio power amplifier for driving bridged-tied stereo speakers at up to 6 W, 6 Ω, or 8 Ω (per channel).
Top